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Abstract
The future of electronics is the Internet of Things (IoT) paradigm, where “always-on”
devices and sensors monitor and transform everyday life. A plethora of applications
(such as navigating drivers past road hazards or monitoring bridge and building stresses)
employ this technology. These unattended ground-sensor applications require decade(s)-
long operational life-times without battery changes. Such electronics demand stringent
performance specifications with only nano-Watt power levels.
This thesis presents an ultra-low-power track-and-hold amplifier for such systems. It
serves as the front-end of a SAR-ADC or the building block for equalizers or filters. This
amplifier’s design attains exceptional hold times by mitigating switch subthreshold leakage
and bulk leakage. Its novel transmission-gate topology achieves wide-swing performance.
Though only consuming 100 pico-Watts, it achieves a precision of 7.6 effective number of
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v2quant Total Quantization Noise Voltage Power
v2switch Switch Total Voltage Noise Power
v2therm Total Thermal Noise Voltage Power
VBD PMOS Bulk-to-Drain Voltage
VBS PMOS Bulk-to-Source Voltage
∆VC Change in Capacitor Voltage
VDD, Vdd Power Supply Voltage (1 V)
VDG PMOS Drain-to-Gain Voltage
VDS, Vds NMOS Drain-to-Source Voltage
VDS,sat, Vds,sat NMOS Drain-to-Source Edge-of-Saturation Voltage
VFB MOSFET Flatband Voltage
VG MOSFET Gate Voltage (same as Vgate)
Vgate MOSFET Gate Voltage (same as VG)
VGS NMOS Gate-to-Source Voltage
xxi
Vin Track-and-Hold Amplifier Input Voltage
V
′
in Rate of Change of Track-and-Hold Amplifier Input Voltage
Vio OTA Input Offset Voltage
Vlsb Least Significant Bit Voltage (same as ∆)
VM MOSFET Edge-of-Weak-Inversion Threshold Voltage
V̂noise Average Noise Voltage
Vout Track-and-Hold Amplifier Output Voltage
Vov MOSFET Overdrive Voltage
Vp Peak Amplitude
VSD PMOS Source-to-Drain Voltage
VSG PMOS Source-to-Gate Voltage
VTH MOSFET Theshold Voltage
VTN NMOS Theshold Voltage
VTP PMOS Threshold Voltage
VTP0 PMOS Threshold Voltage (without body effect)
vx Switch Intermediate Voltage
vjitter,rms Root-Mean-Square Jitter Error Voltage
W MOSFET Width




Modern electronics emphasize portability and long battery-life. Customers no longer
tether themselves to power outlets. Satellite phones communicate from anywhere on
earth. Smart phones blur distinctions between personal computing and telecommunication.
Remote sensors reduce threats from natural forces. RFID1 tracking revolutionizes inventory
management. Medical diagnosis through ingestible electronic devices extend lives. These
and similar battery-operated applications are ubiquitous today.
What enables these advances? Not the batteries themselves. Chemical-energy density in
batteries improves slowly (at about 3% per year over the past 60 years) [1]. Market demands
compel creative circuit designers to seek less power-hungry designs for these electronic
devices.
Researchers have explored ultra-low-power circuit design. In the 1960s and 1970s, Swiss
watchmakers pioneered subthreshold operation for analog and digital CMOS circuits [2][3].
When operated below their thresholds, CMOS transistors (generally considered majority-
carrier devices) become minority-carrier devices. Circuit operation continues, but only draws
a trickle of charge. Further, transistor miniaturization through the decades gave designers
more flexibility, enabling previously unattainable applications.
1General nomenclature and equation terms are defined in the “List of Nomenclature.”
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Figure 1.1: Analog Design Octagon [5]
1.1 Trade-Offs in Analog Design
Subthreshold operation is ideal for energy-constrained applications. These are precisely the
circuits that benefit most from analog implementation. Analog-processing is much more
energy-efficient at low power than digital-processing [4]. However, nothing comes free. The
circuit designer trades power for other salient metrics such as bandwidth, linearity, and noise
performance. Figure 1.1 [5] demonstrates the tension between features that analog designers
treasure. Most points on the octagon trade against the others. A CMOS-technology process
divides a finite amount of “energy” among these points on the octagon. Alternate circuit
topologies merely apportion this “energy” differently. Low-power design caps the “energy”
supply available for distribution.
1.2 Motivation
The sample-and-hold amplifier (or track-and-hold amplifier) is integral to many data
conversion systems and communication systems. Inevitably, an analog-to-digital converter’s
(ADC) first stage is a track-and-hold amplifier (see Figure 1.2). Also, low-power analog
finite-impulse-response (FIR) filters require an analog tapped-delay-line, made of sample-
and-hold amplifiers (see Figure 1.3).
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Figure 1.2: SAR-ADC Block Diagram [6]
Figure 1.3: FIR Block Diagram (Parallel Topology) [7]
3
Emerging applications of these circuits (e.g., in unattended sensors) require ultra-low-
power specifications (on the order of a nanowatt) for extended battery life. These systems
must incorporate exceptional design requirements, such as bandwidth, linearity, and noise.
Balancing power and performance is critical, since the track-and-hold amplifier’s performance
often limits system performance.
This thesis details a track-and-hold amplifier topology that can achieve the power
requirements of an ultra-low-power system while meeting strict performance requirements.
Primarily, this track-and-hold amplifier would serve as a building block for an analog tapped-
delay-line in an ultra-low-power FIR filter. Secondarily, this track-and-hold amplifier can
adapt for use as the sample-and-hold block in a successive-approximation-register ADC
(SAR-ADC). This circuit surpasses traditional implementations with its exceptional hold
times (with little capacitor droop, as addressed later in Chapter 3).
1.3 Thesis Organization
This thesis overviews an ultra-low-power wide-swing track-and-hold amplifier integrated
circuit designed in 130-nm CMOS. This circuit improves the linear range over prior
implementations for the same power. Consequently, the track-and-hold amplifier achieves an
improved effective number of bits (ENOB) and signal-to-noise-and-distortion ratio (SNDR).
Chapter 2 offers background for the track-and-hold amplifier. It also considers standard
topologies. The discussion deals exclusively with ultra-low-power CMOS designs.
Chapter 3 redesigns the chosen track-and-hold amplifier topology to mitigate static and
dynamic offsets. It details the rationale behind the amplifier’s design.
Chapter 4 presents the test setup for the system. It also compares simulation verification
results and experimental test results side-by-side.




Background and Literature Review
2.1 Track-and-Hold Amplifier Background
The track-and-hold amplifier1 discretizes analog voltages in the time-domain. Sampling
an analog voltage requires a track-and-hold or a sample-and-hold amplifier. Sampling is
not instantaneous, so holding the incoming analog signal is essential. The track-and-hold
amplifier follows the incoming signal during the tracking phase. It then retains the value
throughout the holding phase (Figure 2.1).
This behavior makes the circuit invaluable in data conversion systems. For example, an
ADC converts analog voltages to digital values. Without the sample-and-hold amplifier, the
ADC could not settle on an analog value to quantize. The sample-and-hold amplifier holds
this value while the ADC quantizes it. Likewise, for a FIR filter, present and past values of
the input serve to condition and correct signals.
The simplest track-and-hold amplifier is a switch and a capacitor (Figure 2.2). Early
implementations used this topology [10]. When the switch closes, the output tracks the
input, charging and discharging the storage capacitor to the correct voltage. However, when
the switch opens, the storage capacitor holds the voltage.
1While the terms “sample-and-hold” and “track-and-hold” are virtually interchangeable, a few subtle
differences exist. First, a true sample-and-hold amplifier implements a zero-order hold output (piecewise-
constant). So, the ideal sample-and-hold amplifier is a track-and-hold amplifier with zero aperture [8].
Second, the sample-and-hold amplifier’s output is undefined during the sampling phase [9]. “Track-and-hold
amplifier” is the appropriate term for low-power sampling circuits with high acquisition times.
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Figure 2.1: Track-and-Hold Amplifier Input and Output Waveforms
Figure 2.2: Simple Track-and-Hold Amplifier
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This circuit’s simplicity belies its true complexity. A MOSFET2 transistor implements
practically the track-and-hold amplifier’s switch. While MOSFET transistors make great
switches, they are not perfect. Imperfections limit the precision and bandwidth of practical




• Clock Jitter and Aperture Jitter
• Subthreshold Leakage
• Bulk3 Leakage
• Gate Induced Drain Leakage
• Non-Linear Conductance
Clock feedthrough, charge injection, sampled noise, and total jitter yield “pedestal error,”
a voltage offset from the intended held-voltage. Subthreshold leakage, bulk leakage, and gate
induced drain leakage (GIDL) contribute to “droop,” where the capacitor’s voltage changes
over time during the hold phase. Both pedestal error and droop reduce the track-and-hold
amplifier’s accuracy (see Figure 2.3). The MOSFET’s nonlinear conductance impacts the
track-and-hold amplifier’s settling time. This phenomenon limits the amplifier’s dynamic
performance, setting upper bounds for both the bandwidth and sampling rate.
The capacitor itself also introduces imperfections. Namely, integrated circuit capacitors
have parasitic structures which couple the top and bottom plates to the substrate. These
parasitic coupling capacitors couple substrate noise to high-impedance nodes. This is
insignificant for the open-loop topology (which top-plate samples), but may be substantial
for other topologies discussed in Section 2.2 (which bottom-plate sample).
2General nomenclature and equation terms are defined in the “List of Nomenclature.”
3The term “bulk” has been chosen instead of “substrate,” since most usages mean the transistor’s bulk
rather than the wafer substrate.
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Figure 2.3: Errors in Track-and-Hold Amplifier’s Output Waveform
2.1.1 Clock Feedthrough
Clock feedthrough arises from the MOSFET’s gate-to-drain and gate-to-source overlap
capacitances.4 Gate-voltage-changes induce charge onto the source and drain through these
coupling capacitors. The output voltage node is crucial. During the hold phase, the output
is a high-impedance node. When the MOSFET switches off (as the amplifier enters its hold
phase), charge is induced onto the output node through the overlap capacitance (see Figure
2.4). With no escape, induced charge produces an offset voltage, causing the amplifier’s
output to deviate from the held value.
Intuitively, the offset depends on the capacitive divider between the hold and overlap
capacitances as well as the gate voltage change.5 Equation 2.1 [11] accounts for charge that
escapes to the low-impedance input during the turn-off transient by including the empirical
attenuation factor αcf . PMOS switches cause positive offset voltages, since a positive gate
voltage change turns the switch off, causing the amplifier to hold.6
4The MOSFET transistor is a self-aligning structure. During fabrication, source and drain diffusions
are implanted after growing the polysilicon gate structure. Self-aligning structures ensure no lateral gaps
between the gate and drain/source. After an anneal, source and drain regions diffuse outward. The slight
overlap of the gate over the drain and source leads to a coupling capacitance between gate and drain as well
as between gate and source.
5More complete formulæ that account for network impedances, transistor characteristics and the
complete turn-off transient appear elsewhere in the literature [12][13]. However, Equation 2.1 gives an
accurate and more intuitive sense of the error induced by clock feedthrough.
6This section assumes a PMOS switch, because it is the foundation for this thesis’ design.
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Charge injection results from the inversion channel’s collapse during transistor turn-off
(Figure 2.4). While the transistor is on, the gate voltage induces an inversion layer, creating
a channel from drain to source. The channel charge for a PMOS transistor is [14]:
Qch(Vin) ≈ +C
′
oxWL(Vin + VTP (Vin)) (2.2)
VTP (Vin) = VTP0 + γ(
√
|Vin + 2φF | −
√
|2φF |) (2.3)
This charge escapes through the drain and source terminals, once the transistor turns
off. The distribution of charge depends on the switching time relative to the channel’s time
constant (τch = RonCch). If the switching transient is fast (tsw:on→off << τch), the drain
and source do not interact, so the channel charge divides equally between the two terminals
[11]. However, if the switching transient is slow (tsw:on→off ≥ τch), the charge favors the
holding capacitor due to its size (lower impedance) [11]. The latter poses a problem for
low-power track-and-hold amplifiers, because subthreshold clock buffers invariably produce
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slow clock-signal transitions. Therefore, Qinj ≈ Qch. Any charge added or subtracted from








oxWL(Vin + VTP (Vin))
Ch
(2.4)
Note the input-voltage dependence of charge injection (Equation 2.4). This nonlinear term
precludes complete cancellation of charge injection using conventional techniques [11].
2.1.3 Sampled Noise
Practical electrical systems have random fluctuations in addition to the desired signal. The
MOSFET switch generates thermal white noise, which adds to the output signal. During
the tracking phase, the output voltage is:
Vout = Vin + V̂noise (2.5)
Once the MOSFET switches off, the random component freezes on the holding capacitor as
an offset.
The MOSFET operates in triode during the track phase, acting as a resistor. The total











Thermal noise should be less than quantization noise, so the holding capacitor can be sized






2.1.4 Clock Jitter and Aperture Jitter
Gate voltage controls the switch (either by an on-chip oscillator or an off-chip signal
generator). The moment when the clock signal changes from low to high (or high to low) is
uncertain (from clock jitter ∆tj or δtj), even with ultra-precise hardware driving the switch.
Further, the track-and-hold amplifier takes a finite amount of time to go from tracking to
holding. This interval changes from cycle to cycle, creating another uncertainty (aperture
jitter). Both types of jitter produce uncertainty (∆V ) in the voltage held by the track-and-
hold amplifier, when the switch turns off (see Figure 2.5).
Knowing how much total jitter is tolerable determines whether the clock signal is
sufficient. Equation 2.9 gives the worst case jitter that can be tolerated. Appendix A.2





Jitter noise is Gaussian in nature [16], so it presents as a white noise. Significant clock
jitter can limit the system’s signal-to-noise-ratio (SNR). SNR as it relates to circuit voltage
noise (ev) and jitter noise is [17]:












If jitter noise dominates, SNR is independent of the full-scale voltage (assumed to be Vdd
in this case). The voltage noise simply scales with the full-scale voltage. SNR in this case is
[17]:
SNR = −20 log(2πfmax∆tj) (2.11)
Otherwise, if voltage noise dominates, the SNR is [17]:





Figure 2.5: Total Jitter Leads to Uncertainty in Held Voltage [16]
A statistical average of jitter power serves to derive a rms value for the induced voltage







Ideal switches have zero conductance while off and infinite conductance while on. MOSFET
switches do not attain this ideal. Specifically, while off, the transistor leaks current from
source to drain. This “subthreshold” leakage (Figure 2.6) induces a time-varying voltage
offset at the output (called droop), as the capacitor charges or discharges relative to the
input signal. Modern short-channel processes exhibit higher subthreshold leakage than
long-channel processes due to lower transistor thresholds and drain-induced barrier lowering
(DIBL) [18].
Equation 2.14 [14][19] defines subthreshold current for a PMOS transistor:
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Figure 2.6: Subthreshold Leakage and Bulk Leakage
ISD(t) = I0e
(VSG(t)− |VM |)/(nUT )(1− e− VSD(t)/UT ) (2.14)
VM is the VSG at the edge of weak inversion operation.
VM = VFB + 2φF + γ
√
2φF + VBS (2.15)






n is the ideality factor, to borrow a term from bipolar-junction-transistor processes.






If Vin > Vout, a small amount of current will pass through the switch, charging the holding
capacitor. This causes a positive time-varying voltage offset. Conversely, if Vin < Vout, a
small amount of current discharges from the holding capacitor through the switch. This









Electrical isolation of the capacitor’s top plate from power and ground during the holding
phase is ideal. No charge/discharge path for the capacitor should exist. However, the
source/drain terminal forms a pn junction with the bulk, creating a leakage path between
the holding capacitor and the power supply (Figure 2.6). Leakage current leads to a time-
varying voltage offset. The bulk leakage current is:
IBD(t) = IS(e
− |VBD(t)|/UT − 1) (2.19)







2.1.7 Gate Induced Drain Leakage (GIDL)
Gate Induced Drain Leakage is a leakage process that affects transistors with a very negative
VDG. For example, if the PMOS switch is turned off (with a high gate voltage VG) and the
drain voltage is low, GIDL can open a path to discharge the holding capacitor. Depending on
the transistor’s threshold, the transistor may enter accumulation, especially if a gate voltage
overshoots Vdd or any power-rail fluctuation exists. A PMOS transistor enters accumulation,
when the surface potential at the drain exceeds the flatband voltage. At the silicon-oxide
interface, the bulk is more negatively charged than deeper in the bulk.
The drain diffusion and the bulk form a pn junction. PN junctions form depletion
regions, which are devoid of free carriers. The doping concentration of the less concentrated
side (the n-well bulk) determines the depletion width (see Equation 2.21). As the transistor
enters accumulation, the local concentration under the gate increases. Consequently, the
depletion region under the gate narrows (see Figure 2.7a). The reverse bias voltage across
the depletion region is high. As the depletion region narrows, the electric field increases
dramatically.
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(a) An NMOS in Accumulation Mode (b) Electron-Hole Generation Leading to GIDL

















The electric field becomes sufficiently high to induce band-to-band tunneling. Tunneling
creates electron-hole pairs (see Figure 2.7b). The electrons flow through the drain, and the
holes through the bulk. Further, this occurs at the silicon-oxide interface, so interface traps
may assist the tunneling process, thus enhancing the leakage current. These leakage currents
discharge the holding capacitor. Equation 2.22 models the GIDL current, where AGIDL and












Thick oxide transistors (like dual-gate transistors or low-power transistors) may mitigate
GIDL. Typically, these transistors are designed for higher voltages (e.g., 3.3 V I/O).
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Therefore, they should never experience electric fields that cause tunneling if constrained
to low-voltage operation.
2.1.8 Total Voltage Offset
Section 2.1 described pedestal error as the total static offset voltage induced by the effects
of clock feedthrough (Subsection 2.1.1), charge injection (Subsection 2.1.2), sampled noise
(Subsection 2.1.3), and jitter-induced noise (Subsection 2.1.4). These effects all reduce the
track-and-hold amplifier’s accuracy. Combining Equations 2.1, 2.4, 2.7, and 2.13 yields a
worst-case pedestal error [11].
Droop results from three time-varying leakage mechanics: subthreshold leakage (Sub-
section 2.1.5), bulk leakage (Subsection 2.1.6) and gate induced drain leakage (Subsection
2.1.7). Combining Equations 2.18, 2.20, and 2.22 yields the total droop.




















Ileakage(t) = ISD(t) + IBD(t) + IGIDL(t) (2.25)
2.1.9 Non-Linear Conductance
The track-and-hold amplifier’s ability to re-acquire the input signal determines its dynamic
performance. While holding the output during the hold phase, the input continues to change.
Once the track-and-hold amplifier enters the tracking phase, the output remains incorrect
until the amplifier catches up with the input. Calculating the re-acquisition time for this
simple track-and-hold amplifier is straightforward. It is an RC circuit (the transistor has
on-resistance Ron). From the time that the track-and-hold amplifier switches to tracking,
the difference between input and output voltages is:
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Figure 2.8: On-Resistance of NFET, PFET, and CMOS Switches
∆V (t) = |Vin − Vout|e
− t/RonCh (2.26)
If the input voltage changes slowly, the track-and-hold amplifier requires ts = 2.3RonCh for
the output to settle within 10% of the input. It demands ts = 4.7RonCh to settle within 1%
[20].
However, the transistor’s on-resistance is not linear (Figure 2.8). It is highly input-
voltage dependent. If Vin > |VTP (Vin)|, the PMOS transistor is in strong-inversion triode.








[Vin − VTP (Vin)− αres|Vin − Vout|]
(2.27)
While in strong inversion, the on-resistance of the PMOS in triode is low. Consequently, the
settling time for the track-and-hold amplifier is low.
If Vin < |VTP (Vin)|, the transistor is in weak-inversion triode. Its on-resistance [14] is:
Ron,w.i. =
1− e− |Vin − Vout|/UT





ISD is subthreshold conduction (Equation 2.14). In weak inversion, the current is very low.
Therefore, the on-resistance is very high. The settling time for the track-and-hold amplifier
is glacial when Vin ≤ VTP .






As expected, the on-resistance still remains high. The track-and-hold amplifier’s settling
time is also lengthy.
The PMOS switch’s variable on-resistance causes fluctuating settling times throughout
the switch’s range. Output signal distortion results from the switch passing from moderate
inversion to weak inversion. The output signal loses track of the input signal and cannot
acquire the signal within the track phase. This distortion either forces limiting the track-
and-hold amplifier’s input voltage range or accepting substantial settling times at the bottom
end of the range. Each places an upper bound on the track-and-hold amplifier’s bandwidth






The track-and-hold amplifier must re-acquire the input signal once it enters the tracking
phase. This large-signal (or full-power) bandwidth is different than small-signal bandwidth.
Appendix A.3 derives the track-and-hold amplifier’s large-signal bandwidth (where αsettling





7This author is not aware of any use of this formula in the literature. However, moderate inversion is
the transition between strong and weak inversion. The “square-root of the sum of the squares” is a time-
honored technique for smoothing the transition between two functions. Use of this formula in behavioral
models affirms this formula’s correctness with respect to experimental data.
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2.1.10 Capacitor Top and Bottom Plate Capacitance
Fabrication of integrated circuit capacitors occurs during the process’ back-end-of-line
(BEOL). They connect to their environment, as do all circuit elements. Thus, integrated
circuit capacitors also include parasitic coupling capacitances to the substrate. Any substrate
noise then couples to the capacitor plate through these parasitic coupling capacitors.
Capacitance relates inversely to dielectric thickness d (See Equation 2.32). Clearly, the
capacitor’s bottom plate has a higher capacitance between itself and the substrate than
the top plate. Therefore, the bottom plate exhibits more substrate noise coupling than the
top plate. High-impedance nodes are highly susceptible to noise interference. Therefore,
high-impedance nodes (like the gates to a differential pair) should always connect to the
capacitor’s top plate. Low-impedance nodes (like ground or the output of an OTA) should





2.2 Track-and-Hold Amplifier Topologies
Many sample-and-hold amplifier and track-and-hold amplifier topologies exist [21]. The
present design must be an ultra-low-power one, so this thesis exclusively discusses CMOS-
only topologies that can operate under ultra-low-power conditions. The design must be
CMOS-only, because bipolar junction transistor performance suffers at low current levels
(on the order of the generation-recombination currents). Also, the design may use no more
than two operational-transconductance amplifiers (OTAs). The OTAs must be single-ended,
since fully differential circuits require a common-mode-feedback (CMFB) circuit. Otherwise,
power consumption becomes prohibitive.
These topologies have three types: 1) open-loop, 2) closed-loop, and 3) switched-
capacitor. Each topology’s advantages and disadvantages will receive attention. However,
the primary focus is efficacy as an ultra-low-power design.
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Figure 2.9: Open-Loop Topology [23]
2.2.1 Open-Loop Topology
This open-loop topology (often called the “standard topology”) spans electronic history
[10][22][23]. It arose at the dawn of pulse-code-modulation (PCM) telephony. Section 2.1
analyzed a simplified version of the standard topology. Figure 2.9 adds an output buffer
to isolate the track-and-hold amplifier from any circuit following it, preventing any loading
effects. The circuit remains an open-loop topology since the holding capacitor is outside the
amplifier’s feedback loop. This circuit does not mitigate pedestal error, droop, or non-linear
conductance. The amplifier adds its own issues, namely limited input-common-mode-range
(ICMR),8 input-voltage offset,9 and systematic-gain-error.10
This topology is open-loop, so it lacks a closed-loop design’s precision [24]. Yet, a few
compelling reasons urge abandoning the comfort of a closed-loop design here. First, the open-
loop topology’s simplicity guarantees stability. Instability within this application’s power
budget is common for feedback loops with subthreshold OTAs. Low-power designs favor the
8Practical OTAs have high open-loop gains, unless operating near the power and ground rails. Within
a certain range (input-common-mode-range [ICMR]), the closed-loop gain of the track-and-hold amplifier’s
output buffer will be near unity (ACL =
AOL
1+AOL
≈ 1). As transistors leave their “active” regions when the
buffer operates near the power and ground rails, the OTA’s open-loop gain diminishes substantially, causing
the closed-loop gain to diverge from unity. The OTA’s output will not go beyond the ICMR. Attempts to
do so produce distortion from the track-and-hold amplifier’s output buffer.
9All practical OTAs have input-voltage offsets. These result from systematic errors (asymmetry in
the circuit topology) and random errors (mismatches in voltage threshold, transconductance and output
resistance). Subthreshold designs exacerbate offsets due to random errors.




< 1). Systematic-gain-error can be large due to limited open-loop gains obtained in
deep-weak-inversion.
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Figure 2.10: Closed-Loop Topology [30]
open-loop topology. For example, low-power ADCs (particularly the SAR-ADC) invariably
use open-loop sample-and-hold amplifiers. SAR-ADCs yield low-power digitization for
applications that neither require high precision nor speed [6].
Second, open-loop designs have higher bandwidths and lower settling times for a given
power rating. This naturally follows from guaranteed stability. “Energy” devoted to ensuring
stability reduces bandwidth. Inherently, open-loop topologies are faster than closed-loop
ones. Thus, high-speed designs invariably use open-loop designs [24][7][25].
Of all track-and-hold amplifier topologies, the open-loop consumes the least power. Extra
power is unnecessary to ensure stability, achieve higher bandwidth, or lower settling time.
However, it is the least precise and the least linear. While a few techniques can improve
switch imperfections (see Section 3.1), this topology does little by itself to improve accuracy.
This is an excellent ultra-low-power design option, if limited precision is tolerable.
2.2.2 Closed-Loop Topology
The need for high-precision analog memories in the Space Race led to the closed-loop sample-
and-hold amplifier [26][27][28][29]. The closed-loop sample-and-hold amplifier (Figure 2.10)
progresses logically from the open-loop design. Variants of this circuit are today’s favorite
in electronics [30].
The holding capacitor serves a dual-purpose in the closed-loop design. Besides retaining
the sampled input voltage, it also ensures stability by compensating the feedback loop during
tracking mode. Thus, stability requirements dictate capacitor size, not settling time issues
(as in the open-loop topology). Thus, the closed-loop design is inherently slower than the
open-loop design (for a given power consumption) [24].
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The closed-loop design exploits negative feedback, desensitizing the circuit’s response
to individual component imperfections. Specifically, the track-and-hold amplifier’s output
depends mainly on the input signal and the capacitor. The circuit’s feedback loop
significantly reduces all voltage offset mechanisms,11 except for the first amplifier’s input-
voltage offset. Also, the switch’s terminal connected to the holding capacitor always holds at
the reference voltage (shown as ground in the Figure 2.10 schematic), because of the “virtual
short” between the second OTA’s positive and negative terminals. Thus, charge injection is
not input-voltage dependent, unlike the open-loop design (Subsection 2.1.2).
This is the favored topology for most designs. It provides superior accuracy and mitigates
many open-loop design issues. While stability requirements reduce the track-and-hold
amplifier’s bandwidth and settling time performance, increased power consumption easily
compensates for these.
This cannot be the design of choice for ultra-low-power circuits. Guaranteed stability
requires increasing power consumption.12 Bandwidth and settling time requirements also
dictate increasing power.
2.2.3 Switched-Capacitor Topology
The switched-capacitor sample-and-hold amplifier is integral to modern sigma-delta CMOS
analog-to-digital converters (ADCs). They evolved with the demands of modern ADCs,
delivering highly precise and highly linear results. Typical implementations are fully
differential [31][32][33]. Many switched-capacitor sample-and-hold amplifiers perform offset
and gain compensation, mitigating the effects of switch imperfections. Their fully-differential
nature converts remaining offsets into common-mode signals, which differential amplifiers
ignore. These circuits are ideal for the precision that ADCs require.
11The voltage offset mechanisms are clock feedthrough (Subsection 2.1.1), charge injection (Subsection
2.1.2), sampled noise (Subsection 2.1.3), subthreshold leakage (Subsection 2.1.5), bulk leakage (Subsection
2.1.6), and amplifier input-voltage offset (Section 2.2.1).
12Typically, at normal power consumption, an OTA’s output node forms the dominant pole. All other
poles and zeros are well separated from the dominant pole. However, in subthreshold design, every node is
high impedance. Along with the dominant pole comes a constellation of secondary poles and zeros. Achieving
stability with one OTA can be difficult enough. Adding a second OTA in a feedback loop compromises
stability. Ensuring stability requires increasing the power consumption of one of the OTAs.
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Figure 2.11: Single-Ended Switched-Capacitor Sample-and-Hold Amplifier [35]
The ultra-low-power requirement limits discussion to single-ended topologies [34][35].13
Figure 2.11 depicts a single-ended switched-capacitor sample-and-hold amplifier.14 During
the sampling phase, the amplifier’s output is the reference voltage (due to the “virtual short”
between positive and negative terminals). During the hold phase, the capacitor applies the
retained voltage to the sample-and-hold amplifier’s output.
The single-ended switched-capacitor sample-and-hold amplifier slightly improves upon
the open-loop topology (Section 2.1). In this topology, switch S2 turns off before switch
S1,
15 so S1’s input-voltage-dependent charge injection (Subsection 2.1.2) does not affect the
held voltage [8]. Further, switched-capacitors offer offset and gain compensation for the
amplifier, so OTA imperfections reduce. However, the structure must bottom-plate sample,
so more bulk noise couples to the output of the sample-and-hold amplifier. Clever schemes
may enhance accuracy, but these apply to any track-and-hold amplifier.16
However, any switched-capacitor topology suffers from high settling times. This is a
sample-and-hold amplifier and not a track-and-hold, so the amplifier’s output during the
sampling phase is always the reference voltage (mid-rail). Therefore, after each switch to the
13Fully-differential circuits require common-mode feedback (CMFB) which increases power. Also, two
feedback loops must be compensated to ensure stability.
14The sample-and-hold amplifier does not track the input voltage during the sampling phase, so it is not
a track-and-hold amplifier.
15Switched-capacitor circuits require non-overlapping clock schemes to prevent charge sharing.
Complementary switches can never be on simultaneously.
16Sarpeshkar’s implementation [35] uses a complex switch that forces the switch into accumulation mode
(with a 1.5 µm process and a 3.3 V power supply). His results are impressive (10 aA holding capacitor
leakage), but duplication with a 130-nm process on a 1 V power supply is impossible.
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hold phase, the output voltage must change to the held voltage. The amplifier’s slew-rate
must be sufficient to transition within the application’s settling-time requirements. This
further burdens the amplifier’s power requirements. Track-and-hold amplifiers lack a slew-
rate requirement, since the output tracks the input until the holding phase.
This switched-capacitor sample-and-hold amplifier topology is unsuitable for ultra-low-
power design, since its accuracy improvement over the open-loop topology is slight. The
additional slew rate requirement placed on the amplifier makes the single-ended switched-
capacitor sample-and-hold architecture unattractive for ultra-low-power designs. This
absence of switched-capacitor circuits for low-power ADCs in the literature supports this
assessment. Low-power ADCs invariably use the open-loop topology.
2.3 Background and Literature Review Conclusion
Sections 2.1 and 2.2 draw upon a wide swath of literature. This author concludes that the
open-loop track-and-hold amplifier is the lowest power design possible. Its extensive use
in ultra-low-power SAR-ADCs corroborates this. The present application (a sub-10 nW
unattended sensor) places a premium on power first and foremost. Therefore, the open-loop
track-and-hold amplifier is the ideal candidate for a circuit topology.
Clearly, the trade-off for using this topology is sub-optimal accuracy. However, this
track-and-hold amplifier does not require the precision that a sigma-delta ADC would. This
track-and-hold will implement an ultra-low-power analog tapped-delay-line. A lower SNDR
and ENOB as well as a higher noise performance is acceptable. Chapter 3 will elaborate
upon these design requirements. Further, Chapter 3 will detail how to augment the open-loop





3.1 Open-Loop Track-and-Hold Amplifier Topology
The previous chapter concluded that the open-loop track-and-hold amplifier topology is
optimal for ultra-low-power design. However, ensuing performance issues abound. This
section will develop an improved circuit to reduce subthreshold leakage effects, bulk leakage,
and non-linear conductance. Figure 3.1 appends an output buffer to the original open-loop
track-and-hold amplifier.
Figure 3.1: Open-Loop Track-and-Hold Amplifier with Output Buffer
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Figure 3.2: Subthreshold Leakage Mitigation
3.1.1 Reducing Subthreshold Leakage
Subthreshold leakage is conductance through an “open” MOSFET switch (see Section 2.1.5).
Equation 2.14 shows that non-zero source-to-drain voltage VSD
1 causes this leakage. If the
voltage across the switch is zero, subthreshold leakage is likewise zero.
ISD(t) = I0e
(VSG(t)− |VM |)/(nUT )(1− e− VSD(t)/UT ) (3.1)
Although the amplifier holds an output voltage, the input voltage tends to vary. Thus,
maintaining a zero voltage VSD across a single switch is unlikely. However, splitting one
switch into two can stem subthreshold leakage, despite changing input voltage. Only the
switch connected to the holding capacitor must maintain a zero VSD. The other switch
isolates the input from the first. The extra switch does not alter the circuit’s function,
because two switches with the same control gate act as one.
Figure 3.2 demonstrates this concept. The output buffer drives the intermediate voltage
vx to equal that across the holding capacitor, inducing zero voltage across the second switch.
This prevents the subthreshold conduction that could disturb the held voltage.
A secondary switch implements this feedback leg. While the primary switches are “open,”
the secondary switch “closes,” and vice-versa. PMOS switches implement the primary
1General nomenclature and equation terms are defined in the “List of Nomenclature.”
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Figure 3.3: Bulk Diode Leakage Mitigation
switches,2 so an NMOS switch should implement the secondary one. The same control
voltage regulates both, reducing circuit overhead.
3.1.2 Reducing Bulk Leakage
Bulk leakage is another capacitor discharge path (Section 2.1.6). The MOSFET switch’s
source/drain forms a pn junction with the bulk. Bulk leakage occurs with non-zero voltage
VBD (across the junction) (Equation 3.2).
IBD(t) = IS(e
− |VBD(t)|/UT − 1) (3.2)
Driving the second switch’s bulk voltage to be the output voltage ensures zero voltage
across the pn junction. The OTA forces the second switch’s source diffusion, drain diffusion,
and bulk to have the same voltage, so neither bulk junction forward-biases. Figure 3.3
demonstrates this.3
2As the next section will show, PMOS’s should always implement the primary switches. PMOS
transistors sit in an n-well, so PMOS switches can be “body-driven” more easily than NMOS switches.
“Body-driven” NMOS switches require a costlier process to produce triple-well NMOS transistors.
3Credit for this circuit topology goes to Arnab Baruah (a former University of Tennessee, Knoxville,
student) and his adviser Professor Jeremy Holleman. Testing of this circuit topology (developed by them)
began this author’s research and his quest for further improvement.
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3.1.3 Converting to Transmission-Gate Switches
Testing the previous topology surfaced its limited voltage-range problem. The switches’
nonlinear conductance is the primary cause (Section 2.1.9). Each switch enters weak inversion
as the input voltage approaches a threshold voltage from ground. In that circumstance, each
switch’s resistance increases dramatically (Equations 3.3 and 3.4) and it “opens.” An increase









[Vin − VTP (Vin)− αres|Vin − Vout|]
(3.3)
Ron,w.i. =
1− e− |Vin − Vout|/UT




Modifying the circuit to accommodate complementary switches (see Figure 3.4) ensures
a low-impedance path through the primary switches while “closed.” Transmission-gate
switches “linearize” the switch’s conductance. The new track-and-hold amplifier operates
without added amplifiers. However, the need for a complementary clock scheme complicates
its digital I/O.
Incidentally, transmission-gate switches alleviate clock feedthrough and charge injection
(Section 2.1). Clock feedthrough arises from the clock transitions inducing charge onto
the holding capacitor (see Equation 3.5). A transmission-gate switch has both NMOS and
PMOS switches, requiring complementary clock signals. Therefore, the clock feedthrough






Further, reduction of the charge injection’s effect is possible. A “closed” switch supports
a channel charge. A PMOS carries a positive channel charge (Equation 3.6). An NMOS
carries a negative channel charge (Equation 3.7). However, charge injection depends on
input voltage, so it truly cancels out only for one input voltage value. This reduces the effect
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Figure 3.4: Wide-Swing Open-Loop Topology
for most of the range. The full brunt of charge injection appear only at the extrema. This
“uncertainty” may be detrimental and may demonstrate a hysteresis effect in the circuit.
Qch,pmos(Vin) ≈ C
′
oxWL(Vin + VTP (Vin)) (3.6)
Qch,nmos(Vin) ≈ −C
′
oxWL((Vdd − Vin)− VTN(Vin)) (3.7)
3.1.4 Isolating the Track-and-Hold Amplifier
An additional buffer is essential for an analog tapped-delay-line to use this track-and-hold
amplifier. The particular topology (see Figure 1.3) rotates the track-and-hold amplifier
outputs through a switch matrix. Each track-and-hold amplifier output connects to a
new output every clock cycle. The buffer must drive this new output to the held voltage.
Subthreshold and bulk leakages resume while the buffer adjusts the output voltage. Two
buffers (one to stem leakages in the track-and-hold amplifier and the other to drive the
output voltage) prevent this. Figure 3.5 demonstrates.
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Figure 3.5: Final Open-Loop Track-and-Hold Amplifier
3.1.5 Target Specifications
Targeting this topology’s specifications is difficult, because precedents in the literature were
lacking. No examples of track-and-hold amplifiers using this power level exist. The closest
examples used nanowatts of power and held DC voltages [35][36]. Thus, those papers lack
dynamic range specifications (like ENOB, SNR, SNDR, and SFDR). Surveying ultra-low-
power SAR-ADCs was also unproductive. Although a SAR-ADC has an open-loop input
stage, assigning a specific set of dynamic range specifications to a given power level was
problematic. Sampling rates, supply voltages, and capacitor bank sizes varied widely.
Thus, a set of target specifications relies on the previous implementation of this circuit [37]
(see Figure 3.3). This new topology enhances the prior design by doubling the full-scale
input voltage. Thus, the circuit should improve dynamic range specifications. Table 3.1
presents the specifications for both the previous implementation and this new topology’s
target specifications.
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Table 3.1: Previous Design’s Achieved Specifications [37] and This Design’s Target
Specifications
Design Specification Previous Design [37] This Design
Supply Voltage 1 V 1 V
Technology 130-nm 130-nm
Input Range 500 mV ≈1 V
Power 100 pW 100 pW
Bandwidth 269 Hz 269 Hz
Leakage Current 7.95 fA <20 fA4
ENOB 7.2 bits ≈8 bits5
SNR 45.2 dB ≈50 dB6
SNDR 47.76 dB ≈50 dB7
SFDR 52.31 dB ≈52 dB8
3.2 Track-and-Hold Amplifier Design
An effective track-and-hold amplifier requires an amplifier designed to attain certain
specifications (see Table 3.1). Power is the primary constraint in this work. Though the
target is 100 pA, some flexibility exists for achieving the other specifications. Within
this framework, the track-and-hold amplifier must attain a certain bandwidth (the signals
from incoming sensors may be between 40 Hz to 200 Hz). Also, achieving the dynamic
specifications is crucial. Designing the track-and-hold amplifier divides into three parts: 1)
the switching network (Section 3.2.1), 2) the holding capacitor (Section 3.2.2), and 3) the
4The new design doubles the number of switches and leakage paths to the holding capacitor. Leakage
current should roughly double.
5Doubling the input range should give an additional bit of precision.
6The new design’s signal strength will double. However, the largest noise generator (the OTA) should
remain roughly the same. Consequently, the signal-to-noise ratio (SNR) should double in strength. On the
logarithmic scale, this should add 6.02 dB.
7Signal-to-noise-and-distortion ratio derives from the target 8 bits ENOB.
8Spurious Free Dynamic Range (SFDR) is based on harmonics. As the carrier strength doubles, so
should the harmonic spurs. So, SFDR should remain the same [9].
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Table 3.2: Track-and-Hold Amplifier Switch Sizes (see Figure 3.5 for Schematic)
Device Device Type Device Size
M1 Low-Power PFET 280nm/240nm
M2 Low-Power PFET 280nm/240nm
M3 NFET 280nm/120nm
M4 PFET 280nm/120nm
M5 Low-Power NFET 280nm/240nm
M6 Triple-Well Dual-Gate NFET 500nm/360nm
Operational Transconductance Amplifiers (OTAs) (Section 3.2.3). The following sections
discuss each one’s design requirements.
3.2.1 Switch Design
“Closed” switches must provide low-impedance paths between input and the holding
capacitor. Conversely, they must provide high-impedance paths while “open.” Though any
size effectively produces this result, other considerations exist for sizing them. Larger devices
load the circuit with more parasitic capacitance and lower its bandwidth. Switches with
longer gate lengths exhibit more isolation between input and output, when “open.” Also,
larger devices increase consistency, by averaging out fabrication variation.
Weighing these options led to choosing minimum-sized switches (see Figure 3.5 for
schematic and Table 3.2 for actual device sizing). The added capacitance of larger devices
hampers ultra-low-power circuit performance. The only solution, increased power, is not
viable.
The primary sets of switches (M1, M2, and M5) are low-power field-effect-transistors
(FETs). They have a thicker oxide and a higher threshold, so they improve isolation between
source and drain while “off.” The secondary sets of switches (M3 and M4) are regular FETs,
since they load the OTA with less parasitic capacitance. M6 is a triple-well dual-gate NFET.
The dual-gate FET also has a thick oxide. However, the triple-well allows the OTA to drive
the NFET’s bulk.
The switch resistances affect the holding capacitor’s sizing. Appendix A.4 gives a detailed
resistance derivation. Figure 3.6 summarizes the results of Table A.1 (in the Appendix).
32


















Figure 3.6: On-Resistance of Track-and-Hold Amplifier Switches
3.2.2 Holding Capacitor Design
The holding capacitor is perhaps the central design element. It governs most of the track-
and-hold amplifier’s performance specifications.
Bandwidth
The holding capacitor determines the circuit’s bandwidth in conjunction with the switch
network. Figure 3.6 shows that the worst-case resistance between the input node and the
holding capacitor is at mid-rail. At Vin = 480 mV, the transmission gate resistance is about





Although small-signal bandwidth is important, the large-signal parameters are decisive.
When entering the “track” phase, the track-and-hold amplifier must re-acquire the signal and

















≈ 3 pF (3.11)




≈ 1.18 pF (3.12)
Voltage Offset





















This track-and-hold amplifier topology mitigates clock feedthrough via a transmission-
gate-style switch, obviating the equation’s first term. Also, a high-quality function generator
supplies a clock signal to the chip, so clock jitter and aperture jitter yield little offset. Further,
this topology’s expected total leakage is 20 fA. Thus, charge injection and sampled noise
now produce most of the offset.
Appendix A.5 offers a detailed account of charge injection. Figure 3.7 summarizes the
results. The asymmetry ensues from needing a triple-well NFET transistor slightly larger
than the corresponding low-power PFET transistor. The worst case charge injection goes in
the positive direction and aligns with the other offset generators. For Vin = 1 V, the injected
charge is 33.9 aC. Solving the reduced offset equation (Equation 3.14), the offset should be
less than half an LSB (least-significant-bit).
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Solving this equation finds that the holding capacitor should be at least:
Ch ≥ 37 fF (3.15)
Dynamic Range
Also, the holding capacitor determines the dynamic range characteristics (e.g., ENOB, SNR,
SNDR, and SFDR). The holding capacitor must follow Equation 3.16 to ensure kT/C noise





Likewise, the holding capacitor should be larger than:
Ch ≥ 3.3 fF (3.17)
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Final Holding Capacitor Size
Large-signal bandwidth limits the capacitor size to less than 470 fF. Clearly, parasitic
capacitances reduce this number. Offset and dynamic range dictate that the capacitor should
be at least 37 fF. Other incompletely-defined offset mechanisms will increase the required
number. Also, a large capacitor adds much area to the chip. Therefore, a capacitor size
should provide sufficient tolerance for the trade-offs involved. The final capacitor size selected
is 150 fF.
3.2.3 Operational Transconductance Amplifier Design
The last design block is the operational transconductance amplifier (OTA). It isolates input
from output (in the unity-gain buffer configuration). Thus, isolating the holding capacitor
from effects downstream is possible.
The standard five-transistor topology was chosen, adding an extra current mirror stack
for higher gain (see Figure 3.8).9 The track-and-hold amplifier’s power restrictions suggested
this topology. Extra biasing structures consume more power. Also, unlike other structures,
this topology can push or pull 100% of the bias current in or out from the output node. This
increases the track-and-hold amplifier’s large-signal bandwidth with no power penalty.
Transistor Sizing
Unlike moderate and strong inversion MOSFETs, deep-subthreshold MOSFET transconduc-





Output resistance remains dependent on the device parameter λ.
9Why does the author use the PFET cascode without an NFET cascode? A true telescopic OTA would be
ideal, since the added gain would be welcome. However, the biasing required would double a single OTA’s
power requirements. An analog tapped-delay-line (with all track-and-hold amplifiers sharing the power
overhead) might justify this. Ultimately, the PFET cascode in this structure makes the NFET transistor
alone determine the overall output resistance. In GF 8RF, it was observed that PFETs generally had a third
of the resistance of NFETs. So, the overall gain quadruples with no power penalty.
36





The edge of saturation voltage Vds,sat does not depend on gate voltage [14].
Vds,sat = 3nUT (3.20)
All these characteristics resemble those of the bipolar junction transistor (BJT). This
observation is predictable, because diffusion current predominates in both deep-subthreshold
MOSFET and the BJT. Both devices use the same circuit design techniques. Geometry
(gate width-to-length ratio) is less important to its design, since transistor sizing only
weakly affects the circuit. Device sizing trade-offs exist. Larger area devices adversely
affect bandwidth. However, amplifiers using these devices produce less flicker noise10 and
less offset.11
10For a specified bias current, a larger device has a lower current density. Therefore, the probability that
a silicon-oxide interface state will trap a carrier is lower. Therefore, the flicker noise mechanism reduces.
11Random variations in devices induce random offsets. Larger devices experience less device-to-device
variation, simply because there are more dopants. A device that has n times more area will have a factor of√
n less variance.
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Table 3.3: OTA Transistor Sizes (see Figure 3.8 for Schematic)
Device Device Type Device Size
M1 Dual-Gate NFET 2µm/1µm
M2 Dual-Gate NFET 2µm/1µm
M3 Dual-Gate PFET 2µm/1µm
M4 Dual-Gate PFET 2µm/1µm
M5 Dual-Gate PFET 2µm/1µm
M6 Dual-Gate PFET 2µm/1µm
M7 Dual-Gate NFET 2µm/1µm
Gm/ID analysis managed these trade-offs. Gm/ID analysis considers many second-
order effects influencing modern short-channel processes. Appendix B.1 gives data and
justifies device sizing. However, 1 µm transistor lengths balance intrinsic gain and transition
frequency. Further, the input-voltage-offset predominately relates to random threshold
voltage variations. From Appendix A.6, input-voltage-offset is:






Larger transistors average out random threshold voltage variations, reducing input-voltage-
offset. Device size choices consider these trade-offs (see Figure 3.3 for a schematic and Table
3.8 for device sizes).
Amplifier Gain
The amplifier’s open-loop gain is crucial. Small-signal analysis can ascertain this. The
amplifier transconductance (in summary) is:
Gm = gm1,2 (3.22)
The amplifier output resistance is:
Ro = ro2//(ro6 + ro4 (1 + gm4ro6)) ≈ ro2//(gm4ro4ro6) (3.23)
The open-loop gain of the OTA is:
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Av,ol = gm1,2 (ro2//(gm4ro4ro6)) (3.24)





Bias current has no effect, since that cancels in the first-order equations.







Ideally, a unity-gain buffer’s gain should be 1. However, this OTA topology limits achievable
gain, yielding nearly a 1% systematic gain error. Minimizing power consumption causes this.
Thus, OTA #1 will experience a systematic offset, limiting its ability to stem subthreshold
and bulk leakage. This curbs the holding capacitor’s achievable hold times, but should not
hinder track-and-hold amplifier performance. OTA #2 will also experience a systematic gain
error that will present as an offset at the track-and-hold amplifier’s output. A 1% gain error
could sufficiently overpower the other offset mechanisms appearing in Chapter 2.
Amplifier Bandwidth
By definition, an OTA should have only one high-impedance node: the output. This is
especially true for subthreshold design, where a closed-loop OTA’s stability can be elusive.
Thus, the OTA’s output node sets the amplifier’s bandwidth. An open-loop amplifier’s





The output resistance for the OTA biased at 50 pA is:
Ro ≈ ro2//(gm4ro4ro6) ≈ 180 GΩ (3.28)
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Appendix Section A.7 estimates parasitic capacitances for OTAs #1 and #2 to be
20.61 fF and 17.14 fF, respectively. The first (Equation 3.29) and second (Equation 3.30)








≈ 52 Hz (3.30)
Thus, the first (Equation 3.31) and second (Equation 3.32) amplifiers’ closed-loop band-
widths are:
f−3dB,cl1 ≈ f−3dB,ol1 (1 + |Av,ol1|) ≈ 5 kHz (3.31)
f−3dB,cl2 ≈ f−3dB,ol2 (1 + |Av,ol2|) ≈ 6 kHz (3.32)
Clearly, both OTAs have sufficient small-signal bandwidth to meet the specified bandwidth
requirement (Table 3.1).
Slew Rate
When switching from “hold” to “track,” the track-and-hold amplifier must re-acquire the
input signal. They must transition within the tracking phase. Otherwise, the holding
capacitor will leak too much charge (due to OTA #1) and the output voltage will err (due
to OTA #2). Loading capacitance is roughly 20 fF for both amplifiers. The OTA can push







This implies that the OTA can make a full 1 V transition in 400 µs. This is sufficient
to sample a 625 Hz signal at 1.25 kHz (see Figure 3.9). Equation 3.34 gives the full-power
bandwidth [20] of the circuit in “tracking” mode only. Thus, the OTAs meet Table 3.1’s
large-signal bandwidth requirements.
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≈ 795.8 Hz (3.34)
Noise
OTA noise degrades track-and-hold amplifier performance. The first OTA stems leakage
currents from the holding capacitor. Noise will present as a random offset, which degrades
holding times. The second OTA buffers out the voltage from the holding capacitor. Noise in
the second amplifier presents as a random offset at the output (besides other offsets Sections
2.1.8 and 3.2.3 presented). These offsets degrade the dynamic range specifications such as
ENOB, SNR, and SNDR.
Two main types of noise (white and flicker noise) exist. In weak inversion, shot noise
predominates over white noise [14]. For weak inversion transistors in saturation (Vds >
3nUT ),
Si,wi = 2qIds (3.35)
Flicker noise can be described by [38]:
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KfN is a constant (1 × 10−24) for NMOS transistors. For PMOS, the author observed that
KfP is significantly lower and bias dependent [38]. However, for modern dual-work-function
processes (130-nm or smaller), the PMOS KfP may be constant like the NMOS KfN [14].
Figure 3.10 labels every white noise source in the circuit. This discussion ignores flicker
noise, because white noise washes it out in deep-subthreshold.12
Appendix A.8 shows the shot noise’s power spectral density to be:









To convert the current power spectral density to voltage power spectral density, it must be
multiplied by the closed-loop output resistance squared. The closed-loop output resistance
for a unity-gain buffer is [39][40]:
12Flicker noise depends primarily on geometry and weakly on bias conditions. In weak-inversion, the
white noise sources dominate. The flicker noise corner (the frequency at which flicker noise power equals







The output voltage noise’s power spectral density is:
Sv,out = Si,outR
2








(6 kHz) ≈ 9.4 kHz (3.40)
OTA #2’s noise contribution (as an output buffer) to the output voltage noise of the track-
and-hold amplifier is:
v2OTA = Sv,out∆f ≈ 7.04× 10−7 V2 (3.41)




≈ 2.76× 10−8 V2 (3.42)






switch ≈ 855 µV (3.43)





4.1 Track-and-Hold Amplifier Test Setup
4.1.1 Integrated Circuit
The track-and-hold amplifier was designed as a component of an analog tapped-delay-line
(see Figure 4.1a). The chip was fabricated with the GlobalFoundries 8RF process as part
of the August 2015 “Tellico” submission. An intensive research schedule sidelined this chip
in the author’s desk until now. Although testing showed the digital logic was flawed, the
track-and-hold amplifier (see Figure 4.1b) performs admirably.
(a) Delay-Line Layout (Track-and-Hold Circled) (b) Track-and-Hold Amplifier Layout
Figure 4.1: The Layout of “Tellico” Integrated Circuit (Layout Area: 1000 µm × 850 µm)
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Figure 4.2: Test Board for the Track-and-Hold Amplifier
4.1.2 Board
The testing board (see Figure 4.2) interfaces between general instrumentation and the track-
and-hold amplifier integrated circuit. It powers the chip with low-drop-out voltage regulators
(LDOs)1 through a set of jumpers. These jumpers function as testpoints to measure power
dissipation through various parts of the chip. Also, the board supplies current bias to the
chip through a set of precise, tunable current sources [41]. A sourcemeter can calibrate them
(precise to nanoampere current levels). Testing demonstrated stability over time.
The general testing instrumentation was:
• Agilent Dual-Output DC Power Supply
• Agilent 33220A 20 MHz Function Generator
• Agilent 33250A 80 MHz Function Generator
• Keithley 2636B System SourceMeter
• Keithley 34465A Digital Multimeter
• Keysight InfiniiVision MSOX4024A Mixed Signal Oscilloscope
• Stanford Research SR770 FFT Network Analyzer (for Noise Measurements)
• Faraday Box (for Noise Measurements)
1General nomenclature and equation terms are defined in the “List of Nomenclature.”
45
(a) Simulation Input/Output (b) Experimental Input/Output (Chip #4)
Figure 4.3: Amplifier Input and Output (700 mV Input Signal)
4.2 Track-and-Hold Amplifier Input Range
Although the transmission-gate switching topology enables rail-to-rail operation, both OTA
and the output buffer limit the circuit’s ICMR and output range. Thus, inputs and outputs
distort significantly outside the 150 mV to 850 mV range. Both simulation (see Figure
4.3a) and experimentation (see Figure 4.3b) show this. Thus, the wide-swing track-and-
hold amplifier topology surpasses the previous design by 200 mV, but does not meet the
1 V expectation (due to ICMR and output range limitations). All subsequent testing will
assume an input range of 700 mV.
4.3 Track-and-Hold Amplifier Power
By design, the track-and-hold amplifier consumes only 100 pW average power. Simulation
reflects this (see Figure 4.4), with 96.35 pW average power. However, experimentation
showed a wide power range (see Table 4.1). Only Chip #2 met the power expectation
(see Figure 4.5). The other chips probably experienced ESD damage,2 causing anomalous
performance. Fortunately, one chip demonstrated ultra-low-power operation. Chip #2 will
2Early ultra-low-power circuit designs used bare pads. The power ring’s excessive power demand depleted
the chip’s power budget. This integrated circuit used bare pads for current biasing pads. ESD diodes shunt
non-trivial current. This author carefully observed all ESD protocols during testing. However, the chips
lacked sufficient handling protection.
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represent the experimental data for all subsequent sections. Appendix B.2 provides power
consumption data for all the ICs.
4.4 Track-and-Hold Amplifier Offset
4.4.1 Systematic and Random Offset
Circuit asymmetries cause systematic and also random offsets. This section combines both
offset types. These are inseparable experimentally, without testing numerous chips. Only
one chip functions properly, precluding separating these offsets completely.
Figure 4.6 shows simulation’s systematic offset and experimentation’s systematic plus
random offsets. Measuring the difference between the input and output during the “tracking”
phase yielded these offsets. Three buffers between the input and output exist: 1) the
track-and-hold amplifier’s buffer, 2) the output pad driver, and 3) the on-board driver.
Each introduces an offset. Fortunately, studying the on-board driver enabled removing its
contribution from this data.
Predictably, offset diverges significantly near the rails. Reduction of OTA gain near
the rails compromised the amplifier’s ability to maintain a feedback loop. The disparity
between simulation and experimentation seems due to a significant random offset, because
deep-subthreshold circuits often produce such effects. Appendix Section B.3 gives complete
systematic and random offset data.
Simulation can distinguish the two offsets. Systematic offsets are ascertainable by
simulating the circuit normally. The simulator assumes all circuit elements have identical
parameters (aside from geometric differences). Monte-Carlo simulations can analyze random
offsets. Figure 4.7 demonstrates the significant random offset possible for the ultra-low-power
OTA (OTAs #1 & #2). Figure 4.8 shows that the output buffer (which consumes significant
power) produces a similar offset range. The 3σ random offset is nearly 30 mV for both the
ultra-low-power OTA and the output pad driver.
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Figure 4.4: Simulation Average Power
Figure 4.5: Experimental Average Power (Chip #2)
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Table 4.1: Average Power from Simulation and Experimentation
Test Name Test Type Average Power
Simulation Simulation 96.35 pW
Chip #1 Experimental 689.56 pW
Chip #2 Experimental 104.48 pW
Chip #3 Experimental 1006.53 pW
Chip #4 Experimental 1066.72 pW















Figure 4.6: Track-and-Hold Amplifier Systematic and Random Offsets
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Figure 4.7: Monte Carlo Analysis for Ultra-Low-Power OTA
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Figure 4.8: Monte Carlo Analysis for Output Pad Driver
51



















Figure 4.9: Static Offset of Track-and-Hold Amplifier
4.4.2 Static Offset
Static offset for the wide-swing topology primarily results from charge injection. Figure
4.9 demonstrates simulation and experimentation harmony. Observing the voltage “bump”
immediately after the track-and-hold amplifier switched from “track” to “hold” mode yielded
these results. Appendix Section B.4 provides static offset data for all chips tested.
4.5 Track-and-Hold Amplifier Droop
Droop is a dynamic offset, changing with time. Droop for the wide-swing topology mainly
results from charge injection, which is input voltage dependent. Figure 4.10 shows that
simulation predicted the experimental droop rate. As expected, droop rate is slightly higher
for the whole spectrum, due to random offset. Experimentation shows a large positive-droop-
rate spike near 800 mV. The larger offset as the OTA’s gain falters caused this. Then, the
droop rate quickly goes negative as PFET charge injection dominates. Note the zero droop
rate at some point for both simulation and experimentation. This means that zero charge
leaks from the holding capacitor, yielding an infinite hold time. Appendix B.5 provides
droop rate data for all chips tested.
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4.6 Track-and-Hold Amplifier Hold Time
The track-and-hold amplifier’s hold time is the period after entering the hold phase for
changing capacitor voltage by a half least-significant bit (for an 8-bit system). Hold time












Predictably, both simulation and experimention (see Figure 4.11) show lengthy hold
times near mid-rail. The exact point of greatest hold time depends on the OTA’s offset.
It is infinite where the droop rate zeros. Data measurement lacks sufficient precision to
demonstrate this in Figure 4.11. Near the voltage rails, leakage processes increase and hold
time minimizes. Appendix Section B.6 shows the hold time data for all integrated circuits
tested.
4.7 Track-and-Hold Amplifier Leakage Current







= CH × droop (4.2)
The designed holding capacitor was 153 fF. Post-layout extraction showed an additional
18 fF attached to the node. Thus, experimental data used a 171 fF total capacitance.
Simulation and experimental data (see Figure 4.12) revealed similar results. Clearly, the
integrated circuit leaked more than simulation predicted. The random offset induced in the
OTAs caused this. Appendix Section B.7 shows the leakage current data for all integrated
circuits tested.
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Figure 4.10: Droop Rate of Track-and-Hold Amplifier


















Figure 4.11: Hold Time of Track-and-Hold Amplifier
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Figure 4.12: Leakage Current of Track-and-Hold Amplifier
4.8 Track-and-Hold Amplifier Small-Signal Bandwidth
The small-signal bandwidth determines the circuit’s noise bandwidth. Predictably, the
experimental data’s small-signal bandwidth (3.4 kHz) is a fraction of the simulated value
(7.8 kHz) (see Figure 4.13). Certain circuit parasitics (such as wire capacitance) caused this.
4.9 Track-and-Hold Amplifier Large-Signal Bandwidth
The OTAs have limited power, so the slew rate constrains the output’s ability to follow
the input. Experimentation showed a 1 kHz full-power Nyquist sampling maximum for the
circuit (see Figure 4.14). Beyond that, amplifier slewing occurs.
Large-signal bandwidth reflects this. The equation for full-power bandwidth (given




≈ 1.14 kHz (4.3)
Of course, sampling uses only half of the time. Further, the involved parasitics suggest
that a maximum 1 kHz sampling frequency is reasonable.
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Figure 4.13: Small-Signal Bandwidth (Simulation and Experimentation)
Figure 4.14: Large-Signal Bandwidth (Simulation and Experimentation)
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4.10 Track-and-Hold Amplifier Noise
Noise measurement for all chips (see Appendix B.8) confirms that only Chip #2 operates
in deep-subthreshold. A low noise corner and a high thermal floor characterize deep
subthreshold amplifier noise (see Figure 4.15). Simulation and experimental data show
similar characteristics.
Piecing together multiple captures from the SR770 FFT Network Analyzer yielded
adequate noise curve resolution. The spans captured were: 1) 30 mHz - 12.2 Hz, 2) 244 mHz
- 97.4 Hz, 3) 0.97 Hz - 400 Hz, 4) 3.9 Hz - 1.56 kHz, and 5) 62.5 Hz - 25 kHz. The averaging
function smooths the curves. Unfortunately, averaging the low-frequency spans consumed
much time. Therefore, the curve shows diverse ripple amounts over the different spans.
Simulation demonstrates an rms integrated noise of 900 µV over 7.8 kHz. Experimenta-
tion shows an rms integrated noise of 640 µV over 3.4 kHz.
Figure 4.15: Output Noise Spectral Density (Simulation and Experimentation)
4.11 Track-and-Hold Amplifier Dynamic Specifications
The track-and-hold amplifier dynamic specifications measure the amplifier’s linearity and
its ability to read incoming signals. Sampling a 99.99 Hz signal at 1 kHz determined these
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figures. A point was chosen in the middle of each hold phase. Collecting numerous points
enabled ascertaining an accurate FFT spectrum.
The simulation data does not include any system noise. As Figures 4.16a, 4.17a, and
4.18a show, the noise floor is very low. Therefore the simulated SNDR, SFDR, SNR data
represents the ceiling of this track-and-hold amplifier’s dynamic response. For example, this




= 9.75 bits (4.4)
A Faraday box shielded the system while gathering experimental data. Two 9-V batteries
powered the board (a negative supply powered the current sources). The only connections
exposed to the outside were transmitted through shielded coaxial cables. This enhanced
the test data’s accuracy. Despite that, experimental data showed significant test-to-test
variance. System noise caused most of this fluctuation in the dynamic performance. Also,
the calculated performance depended on the test instrumentation’s sampling rate and which
data point in each hold phase was chosen for analysis. Appendix Section B.9 gives the
complete set of gathered data. Table 4.2 summarizes the results of both the 700 mV test
and the 500 mV test. Clearly, the lower amplitude tests perform better than those of the
higher amplitude. The former experiences less distortion in the track-and-hold amplifier.




= 6.85 bits (4.5)




= 7.58 bits (4.6)
Clearly, even when reducing the input range from 1 V to 700 mV, excessive distortion
prevents operating properly as an 8-bit system. It works best as a 500 mV input-voltage
system (see Figures 4.16b, 4.17b, and 4.18b for experimental example).
Both SFDR and SNR show improvement upon the previous topology. Contrary to
simulation, the output signal’s first (not its second) harmonic limits the experimental SFDR.
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Perhaps instrumentation (e.g., the function generator and oscilloscope) contributes spurious
frequencies, whereas the simulator can produce a pure tone.
4.12 Walden Figure of Merit (FOM)
While designing this track-and-hold amplifier, no comparable track-and-hold amplifiers
appear in the literature. Yet, determining the circuit’s efficacy requires comparing it to
other designs. The track-and-hold/sample-and-hold amplifier is the typical first stage in an









Like ADCs, track-and-hold amplifiers focus on: 1) power, 2) speed (maximum sampling
frequency), and 3) precision (ENOB). As the introduction discussed, these specifications
trade with each other. For example, doubling the sampling frequency generally requires
twice the power consumption. Fortunately, the Walden FOM normalizes these trade-offs,
allowing comparison of disparate designs side-by-side. The lower the FOM, the better.
Using the maximum Nyquist sampling frequency of 1 kHz and the average ENOB (for
500 mV input voltage) of 7.58 bits, this thesis’ topology achieves:
FOM =
104.48× 10−12




The wide-swing track-and-hold amplifier achieves the best efficiency of all topologies
surveyed (see Table 4.3). It improves upon the previous design this author tested [37]. It
advances significantly over other designs presented in the literature.
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Table 4.2: Worst, Mean, and Best Dynamic Specs
Test # SNDR (dB) SFDR (dB) SNR (dB)
700 mV Peak-to-Peak Amplitude
Worst 41.91 43.17 46.35
Mean 42.98 45.32 52.52
Best 43.99 47.19 54.11
500 mV Peak-to-Peak Amplitude
Worst 46.50 48.89 50.10
Mean 47.37 50.07 51.33
Best 48.04 51.14 53.54
(a) Simulation SNDR (b) Experimental SNDR
Figure 4.16: SNDR for Simulation and Experimentation
(a) Simulation SFDR (b) Experimental SFDR
Figure 4.17: SFDR for Simulation and Experimentation
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(a) Simulation SNR (b) Experimental SNR
Figure 4.18: SNR for Simulation and Experimentation

















Figure 4.19: Walden Figure of Merit Versus Power (see Table 4.3)
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Table 4.3: Comparison of Track-and-Hold/Sample-and-Hold Amplifiers
Parameter [37] [43] [44] [45] [46] [47] [48] [49] [50] This Work
Technology [µm] 0.13 0.13 SiGe 0.13 0.35 0.35 0.35 0.35 0.35 0.09 0.13
VDD [V] 1 1 0.6 2.5 1.5 3.3 1.8 3 1.2 1
Input Amplitude [V] 500m 500m — 0.4 0.8 1 0.9 1.8 0.8 500m
Power [W] 100p 1.4 28n 6m 2.6m 70m 750µ 20m 1.2 100p
fs [Hz] 1k 2.8G 20k 100M 50M 185M 120M 250M 50M 1k
ENOB [bits] 7.2 10 9.6 9.7 9 10 10 11 9.84 7.6





This topology achieves many of the specifications set forth in Chapter 3 (Table 5.1 compares
targeted and achieved specifications). Particularly, its power efficiency (Walden FOM)1
exceeds that found in the literature for competing topologies.
It would be an excellent front-end for an ultra-low-power, 8-bit, SAR-ADC. Unattended
ground sensors (requiring decades-long battery lifetimes) could employ such an ADC. Other
uses are battery-operated bio-potential applications (with ultra-low signal frequencies). This
track-and-hold amplifier stems leakage paths, so it enhances integrity of very-low-frequency
signals. It can also be a building block for an ultra-low-power equalizer or analog FIR filter.
It can enhance the signal integrity of low-frequency communications circuits.
5.2 Future Work
This author will re-fabricate this circuit as part of an ultra-low-power analog tapped-delay-
line. This will enable testing an improved version in a system. Circuit improvements will
precede incorporating it into that design. The design process and experimental testing
surfaced a few circuit improvements. First, a higher-gain OTA would improve voltage offsets
and enable working closer to the rails. Second, both OTAs and the on-chip pad driver require
1General nomenclature and equation terms are defined in the “List of Nomenclature.”
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Table 5.1: Target Specifications and Achieved Specifications for This Design
Design Specification Previous Design [37] This Design
Supply Voltage 1 V 1 V
Technology 130-nm 130-nm
Input Range ≈1 V 500 mV
Power 100 pW 100 pW
Bandwidth 269 Hz 500 Hz
Leakage Current <20 fA < 650 aA
ENOB ≈8 bits 7.58 bits
SNDR ≈50 dB 47.37 dB
SFDR ≈52 dB 50.07 dB
SNR ≈50 dB 51.33 dB
a redesign to accept rail-to-rail inputs and produce rail-to-rail outputs. This will enhance
the overall circuit’s dynamic performance. Third, the holding capacitor size should increase.
The circuit surpassed the goals, but the sum of all the offsets became significant. A larger
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Section 2.1.3 discussed how sampled noise impacts the track-and-hold amplifier. The thermal
noise can serve to size the holding capacitor. It must be less than the quantization noise.
The total quantization noise power [9] is (where ∆ is the least-significant-bit (LSB) voltage





















Thus, the following equations determine the minimum holding capacitor size.












A.2 Clock Jitter and Aperture Jitter
Section 2.1.4 discussed how clock jitter and aperture jitter affect the track-and-hold amplifier.
Calculating the tolerable level of total jitter is essential. The input signal is a full-scale












in(t) = πfmaxVdd cos(2πfmaxt) (7)
The maximum rate is:
|V ′in(t)|max = πfmaxVdd (8)
Therefore, the error amplitude induced by jitter in the held voltage is (∆t is the total jitter):
|e(t)| ≤ |V ′in(t)|max∆tj (9)
|e(t)| ≤ πfmaxVdd∆tj (10)






Therefore, achieving a target ENOB requires that the system’s total jitter (when sampled




Usually, the average effect of jitter is a superior measure than knowing the worst case.




















































































Assume that the total jitter’s variance is:
E{(tj − t0)2} = σ2j (23)
The rate of input signal change (V
′
in(t)) is independent of the jitter process. Therefore,































When the track-and-hold amplifier switches from “hold” to “track,” the circuit must re-
acquire the input signal within a tracking phase. A maximum sampling frequency for a
track-and-hold amplifier exists, lest it fail to re-acquire the signal. In this case, the amplifier





The switch and capacitor portion of the track-and-hold amplifier can settle within a certain
percentage (depending on αsettling). For αsettling = 2.3, the amplifier settles within 10%. For
αsettling = 4.7, the amplifier settles within 1%.
Tsettling = αsettlingRonCh (28)




Tsampling → Tsampling = 2αsettlingRonCh (29)





Technically, the track-and-hold amplifier is not band-limited according to the Nyquist-
Shannon theorem [51][52], since noise aliases. However, incoming signal frequencies must












Calculating the resistance between the input and the holding capacitor yields the small-
signal bandwidth. This enables determining the optimal holding capacitor size in Section
3.2.2. PFET and NFET resistance depends upon the input voltage. However, this thesis’
track-and-hold amplifier uses a transmission-gate style topology. The parallel combination of
the two resistive paths diminishes input voltage dependence. Section 2.1.9 shows resistance








[Vin − VTP (Vin)− αres|Vin − Vout|]
(33)
Ron,w.i. =
1− e− |Vin − Vout|/UT









The process of calculating weak inversion resistances makes Equation 34 ungainly. Switch
bias is not a constant, so estimating ISD is challenging. Deriving a formula from the one
that Section 2.1.5 already defined for subthreshold current solves this. The drain current in
weak inversion is:
IDS = I0e






A linear extrapolation from the origin to the knee of the ID - VDS curve reasonably
approximates triode resistance:
77
Table A.1: Track-and-Hold Amplifier On-Resistance by Input Voltage Bias
Input Voltage PFET Switch Res. NFET Switch Res. Total Res.
0 mV 4.5× 1014 Ω 1.4× 104 Ω 1.4× 104 Ω
100 mV 2.1× 1013 Ω 2.1× 104 Ω 2.1× 104 Ω
200 mV 9.7× 1011 Ω 5.4× 104 Ω 5.4× 104 Ω
300 mV 4.4× 1010 Ω 6.5× 105 Ω 6.5× 105 Ω
400 mV 1.9× 109 Ω 1.6× 107 Ω 1.6× 107 Ω
500 mV 8.4× 107 Ω 3.8× 108 Ω 6.9× 107 Ω
600 mV 3.7× 106 Ω 9.0× 109 Ω 3.7× 106 Ω
700 mV 2.6× 105 Ω 2.0× 1011 Ω 2.6× 105 Ω
800 mV 7.2× 104 Ω 4.5× 1012 Ω 7.2× 104 Ω
900 mV 4.4× 104 Ω 9.8× 1013 Ω 4.4× 104 Ω








Like bipolar junction transistors, subthreshold MOSFET “saturate” at a constant voltage






(VGS − |VTH (VGS)|)/(nUT )(1− e−3)
(39)
Table A.1 calculates the resistance of the track-and-hold-amplifier’s PFET and NFET
switches as well as the parallel combination of the two.
A.5 Charge Injection
This track-and-hold amplifier’s topology injects charge onto the holding capacitor from both
the PFET and NFET. The amount depends on input voltage. This section ascertains the
amount of charge injected at any given input voltage. Section 3.1.3 shows the channel charge
for a PFET and NFET to be:
Qch,pmos(Vin) ≈ C
′
oxWL(Vin + VTP ) (40)
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Table A.2: Calculated Charge Injection for Track-and-Hold Amplifier by Input Voltage
Input Voltage PFET Charge (aC) NFET Charge (aC) Total Charge (aC)
0 mV 0 -141.4 -141.4
100 mV 0 -107.7 -107.7
200 mV 0 -74.1 -74.1
300 mV 0 -40.4 -40.4
400 mV 0 -6.7 -6.7
500 mV 0 0 0
600 mV 2.2 0 2.2
700 mV 10.1 0 10.1
800 mV 18.0 0 18.0
900 mV 26.0 0 26.0
1000 mV 33.9 0 33.9
Qch,nmos(Vin) ≈ −C
′
oxWL((Vdd − Vin)− VTN) (41)
The transistors connecting to the holding capacitor experience no body effect, because
they are body-driven. Further, the clocking signals’ rise and fall times are precise, because
the clocking source is a function generator. Thus, only half the channel charge goes to the
holding capacitor (see Section 2.1.2).
Table A.2 calculates the charge injection due to the NFET and PFET switches.
A.6 Input Offset of a Differential Pair
This appendix will derive the input offset of a differential pair operating in weak inversion.
Gray and Meyer [53] offers this analysis for the strong-inversion, square-law case.






(VGS − VTH )/(nUT )(1− e− VDS/UT ) (42)






(VGS − VTH )/(nUT ) (43)
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Figure A.1: Sources of Parasitic Capacitances (Highlighted Red) Loading OTA #1
Solving for the overdrive:








The input voltage offset of the differential pair is:






A.7 OTA Parasitic Capacitance
Many parasitic capacitances connect to OTA #1’s output (see Figure A.1). Table A.3
estimates both transistor parasitic capacitances and wire capacitances.
Figure A.2 shows the nodes contributing to the parasitic capacitance for OTA #2.
Similarly, Table A.4 tallies the OTA #2’s loading capacitances.
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Table A.3: OTA #1 Parasitic Capacitances
Circuit Block Device Name Terminal Capacitance
OTA M1 Gate 3.32 fF
OTA M2 Drain 0.64 fF
OTA M4 Drain 0.62 fF
Switches M1 Source 0.07 fF
Switches M2 Bulk 0.14 fF
Switches M2 Drain 0.07 fF
Switches M3 Drain 0.09 fF
Switches M3 Source 0.09 fF
Switches M4 Drain 0.20 fF
Switches M4 Source 0.10 fF
Switches M5 Source 0.08 fF
Switches M6 Bulk 0.45 fF
Switches M6 Drain 0.12 fF
Wiring 20.02 fF
Total 20.61 fF
Figure A.2: Sources of Parasitic Capacitances (Highlighted Red) Loading OTA #2
81
A.8 OTA Noise Analysis
This section will derive the total output noise. Figure A.3 (repeated from Section 3.2.3)
labels every current noise source. The principle of superposition can derive the total noise
seen at the output. The total noise equals the sum of each noise source’s contribution,
assuming uncorrelated sources.
Both M1 and M2 contribute directly to the output current noise. M1’s current noise
passes through the diode-connected M3. M5 mirrors the noise current over to M6. M4’s
low-impedance source accepts the current and buffers it to the output node. Clearly, M2’s
current noise connects directly to the output.
Neither M3 nor M4 contribute output noise. For M3, the noise current finds its path of
least resistance through M3 itself (a low-impedance source). Why does no current noise pass
through M5, since it should also be a low-impedance path? Current flowing through M5
must also flow through M1 (a high-impedance path). Current noise circulating through Si3
and M3 induces no current at the output. Likewise, M4’s noise current circulates through
M4, inducing no current at the output.
Both M5 and M6 directly contribute output current noise. For M5, the noise current
circulates through M5. However, the current mirror’s action replicates the current in M6.
M4’s low-impedance source buffers the current noise to the output. M4 buffers M6’s noise
source directly to the output.
Neither M7 nor M8 contribute output noise. Their noise contributions appear as common-
mode signals without perturbing the output, if its common-mode rejection ratio suffices.
The shot noise power spectral density is:






The total shot noise power is:
i
2





∆f = 4qIbias∆f (47)
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Table A.4: OTA #2 Parasitic Capacitances
Circuit Block Device Name Terminal Capacitance
OTA M1 Gate 3.32 fF
OTA M2 Drain 0.64 fF
OTA M4 Drain 0.62 fF
Output Buffer M1 Gate 7.75 fF
Wiring 4.81 fF
Total 17.14 fF




The author employed gm/ID analysis to optimize the track-and-hold amplifier’s OTA’s
performance. Knowing what transistor sizes would yield optimal gain and transition
frequency is crucial. Unlike the usual analytic mode, fixed power means that device geometry
is the only variable.
Figures B.1 and B.2 give the data yielding design decisions. Neither transconductance nor
transconductance efficiency appear, since they are unremarkable. The transconductance data
was identical for all cases, since it relates linearly to drain current. The transconductance
efficiency was the same for all sizes (around 29.6 V−1).
Figures B.1 and B.2 demonstrate that differential pairs with a width of 2 µm and a length
of 1 µm optimally balance intrinsic gain and transition frequency. The NMOS differential
pair’s intrinsic gain primarily determines the OTA’s gain, since the PMOS load is cascoded.
However, both the NMOS and PMOS transistors determine the amplifier’s bandwidth.
Figures B.3 and B.4 show that PMOS transition frequencies are on the same order as
those of the NMOS. Generally, using smaller transistors for the PMOS load would be safe.
However, moderately sized transistors (length = 1 µm) provide the circuit with better current
matching and less input voltage offset.
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Figure B.1: NMOS gm/ID Intrinsic Gain
Figure B.2: NMOS gm/ID Transition Frequency
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Figure B.3: PMOS gm/ID Intrinsic Gain
Figure B.4: PMOS gm/ID Transition Frequency
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B.2 Average Power Data
Figure B.5: Chip #1 Average Power
Figure B.6: Chip #2 Average Power
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Figure B.7: Chip #3 Average Power
Figure B.8: Chip #4 Average Power
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B.3 Systematic and Random Offsets Data

























Figure B.9: Systematic Offset for Simulation and Chips #1-4
B.4 Static Offset Data























Figure B.10: Static Offset for Simulation and Chips #1-4
89
B.5 Droop Rate Data




















Figure B.11: Droop Rate for Simulation and Chips #1-4
B.6 Hold Time Data






















Figure B.12: Hold Time for Simulation and Chips #1-4
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B.7 Leakage Current Data























Figure B.13: Leakage Current for Simulation and Chips #1-4
B.8 Output Noise Data
Figure B.14: Chip #1 Output Noise
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Figure B.15: Chip #2 Output Noise
Figure B.16: Chip #3 Output Noise
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Figure B.17: Chip #4 Output Noise
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B.9 Dynamic Specifications
700 mV Peak-to-Peak Amplitude
Table B.1: SNDR, SFDR, and SNR by Test (700 mV Peak-to-Peak Amplitude)
Test # SNDR (dB) SFDR (dB) SNR (dB)
1 42.15 44.40 54.01
2 43.55 46.21 54.00
3 43.99 46.53 54.04
4 43.32 45.48 53.63
5 42.88 45.09 52.54
6 42.57 44.75 53.35
7 42.84 44.97 52.78
8 41.91 43.17 54.11
9 43.72 47.19 52.95
10 43.59 46.78 52.96
11 41.98 43.78 46.35
Worst 41.91 43.17 46.35
Mean 42.98 45.32 52.52
Best 43.99 47.19 54.11
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500 mV Peak-to-Peak Amplitude
Table B.2: SNDR, SFDR, and SNR by Test (500 mV Peak-to-Peak Amplitude)
Test # SNDR (dB) SFDR (dB) SNR (dB)
1 48.00 51.14 51.43
2 47.39 50.59 50.10
3 46.50 48.90 50.47
4 47.61 51.03 50.55
5 47.11 49.91 50.44
6 48.00 51.14 51.43
7 47.39 50.59 50.10
8 47.73 50.70 51.78
9 47.15 49.71 51.48
10 47.78 49.52 53.27
11 47.70 49.60 53.15
12 46.72 49.50 50.30
13 46.56 49.23 50.21
14 46.95 49.68 50.47
15 48.04 51.04 51.62
16 47.09 49.67 50.55
17 47.64 49.41 53.54
18 47.31 48.89 53.07
Worst 46.50 48.89 50.10
Mean 47.37 50.07 51.33
Best 48.04 51.14 53.54
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